

EMC OPTIMIZED CAN TRANSCEIVER

FEATURES

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Improved Replacement for the TJA1050
- High Electromagnetic Immunity (EMI)
- Very Low Electromagnetic Emissions (EME)
- Meets or Exceeds the Requirements of ISO 11898-2
- Bus-Fault Protection of –27 V to 40 V
- Dominant Time-Out Function
- Thermal Shutdown Protection
- Power-Up/Down Glitch-Free Bus Inputs and Outputs
 - High Input Impedance With Low V_{CC}
 - Monotonic Outputs During Power Cycling

APPLICATIONS

- Industrial Automation
 - DeviceNET™ Data Buses (Vendor ID #806)
- SAE J2284 High-Speed CAN for Automotive Applications
- SAE J1939 Standard Data Bus Interface
- ISO 11783 Standard Data Bus Interface
- NMEA 2000 Standard Data Bus Interface
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

DESCRIPTION/ ORDERING INFORMATION

The SN65HVD1050 meets or exceeds the specifications of the ISO 11898 standard for use in applications employing a controller area network (CAN). The device is also qualified for use in automotive applications in accordance with AEC-Q100.⁽²⁾

As a CAN transceiver, this device provides differential transmit capability to the bus and differential receive capability to a CAN controller at signaling rates up to 1 megabit per second (Mbps) (3).

Designed for operation in especially harsh environments, the SN65HVD1050 features cross-wire, overvoltage, and loss of ground protection from -27 V to 40 V, overtemperature protection, a -12-V to 12-V common-mode range, and withstands voltage transients from -200 V to 200 V, according to ISO 7637.

Pin 8 provides for two different modes of operation: high-speed or silent mode. The high-speed mode of operation is selected by connecting S (pin 8) to ground.

- (2) The device is available with Q100 qualification as the SN65HVD1050Q (Product Preview).
- (3) The signaling rate of a line is the number of voltage transitions that are made, per second, expressed in the units bps (bits per second).

ORDERING INFORMATION

PART NUMBER	PACKAGE	MARKED AS	ORDERING NUMBER
SN65HVD1050M	SOIC-8	1050EP	SN65HVD1050MDREP (reel)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DeviceNET is a trademark of Open Devicenet Vendors Association, Inc.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

If a high logic level is applied to the S pin of the SN65HVD1050, the device enters a listen-only silent mode, during which the driver is switched off while the receiver remains fully functional.


In silent mode, all bus activity is passed by the receiver output to the local protocol controller. When data transmission is required, the local protocol controller reverses this low-current silent mode by placing a logic low on the S pin to resume full operation.

A dominant-time-out circuit in the SN65HVD1050 prevents the driver from blocking network communication with a hardware or software failure. The time-out circuit is triggered by a falling edge on TXD (pin 1). If no rising edge is seen before the time-out constant of the circuit expires, the driver is disabled. The circuit is then reset by the next rising edge on TXD.

 V_{ref} (pin 5) is available as a $V_{CC}/2$ voltage reference.

The SN65HVD1050M is characterized for operation from –55°C to 125°C.

FUNCTION BLOCK DIAGRAM



Absolute Maximum Ratings⁽¹⁾

		UNIT
V_{CC}	Supply voltage ⁽²⁾	-0.3 V to 7 V
	Voltage range at any bus terminal (CANH, CANL, V _{ref})	–27 V to 40 V
Io	Receiver output current	20 mA
V_{I}	Voltage input, transient pulse ⁽³⁾ (CANH, CANL)	–200 V to 200 V
V_{I}	Voltage input range (TXD, S)	-0.5 V to 6 V
T_{J}	Junction temperature	−40°C to 170°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

⁽³⁾ Tested in accordance with ISO 7637, test pulses 1, 2, 3a, 3b, 5, 6, and 7



Electrostatic Discharge Protection

over operating free-air temperature range (unless otherwise noted)

PARAMETER		UNIT	
	Lluman Dady Madal(2)	Bus terminals and GND	±8 kV
	Human-Body Model ⁽²⁾	All pins	±4 kV
Electrostatic discharge ⁽¹⁾	Charged-Device Model (3)	All pins	±1.5 kV
	Machine Model		±200 V

⁽¹⁾ All typical values at 25°C

Recommended Operating Conditions

			MIN	MAX	UNIT
V_{CC}	Supply voltage		4.75	5.25	V
V _I or V _{IC}	Voltage at any bus terminal (oltage at any bus terminal (separately or common mode)		12	V
V _{IH}	High-level input voltage	TXD, S	2	5.25	V
V _{IL}	Low-level input voltage	TXD, S	0	8.0	V
V _{ID}	Differential input voltage		-6	6	V
		Driver	-70		A
I _{OH}	High-level output current	Receiver	-2		mA
	Low lovel output ourrent	Driver		70	A
I _{OL}	Low-level output current	Receiver		2	mA
T _J	Junction temperature	See Thermal Characteristics table, 1-Mbps minimum signaling rate with R _L = 54 Ω		150	°C

Supply Current

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Silent mode	S at V_{CC} , $V_I = V_{CC}$		6	10	
Icc	5-V supply current	Dominant	$V_I = 0 \text{ V}, 60-\Omega \text{ load, S at 0 V}$		50	70	mA
		Recessive	V _I = V _{CC} , No load, S at 0 V		6	10	,

Device Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t _{d(LOOP1)}	Total loop delay, driver input to receiver output, recessive to dominant	S at 0 V Saa Figure 0	90	230	20
t _{d(LOOP2)}	Total loop delay, driver input to receiver output, dominant to recessive	S at 0 V, See Figure 9	90	230	ns

⁽²⁾ Tested in accordance with JEDEC Standard 22, Test Method A114-A

⁽³⁾ Tested in accordance with JEDEC Standard 22, Test Method C101



Driver Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
\/	Pue output voltage (dominant)	CANH	$V_{I} = 0 \text{ V}, \text{ S at } 0 \text{ V}, \text{ R}_{L} = 60 \Omega,$	2.9	3.4	4.5	V
$V_{O(D)}$	Bus output voltage (dominant)	CANL	See Figure 1 and Figure 2	0.8		1.5	V
V _{O(R)}	Bus output voltage (recessive)		$V_I = 3 \text{ V}, \text{ S at } 0 \text{ V}, \text{ R}_L = 60 \Omega,$ See Figure 1 and Figure 2	2	2.3	3	V
V	Differential output voltage (demir	oont)	$V_I = 0 \text{ V}, R_L = 60 \Omega, S \text{ at } 0 \text{ V},$ See Figure 1, Figure 2, and Figure 3	1.5		3	V
V _{OD(D)}			$V_I = 0 \text{ V}, R_L = 45 \Omega, S \text{ at } 0 \text{ V},$ See Figure 1, Figure 2, and Figure 3	1.4		3	V
V _{OD(R)}	V _{OD(R)} Differential output voltage (recessive)		V _I = 3 V, S at 0 V, See Figure 1 and Figure 2	-0.012		0.012	V
3=(::)			V _I = 3 V, S at 0 V, No load	-0.5		0.05	
V _{OC(ss)}	Steady-state common-mode out	out voltage		2	2.3	3	V
$\Delta V_{OC(ss)}$	Change in steady-state common output voltage	-mode	S at 0 V, See Figure 8		30		mV
I _{IH}	High-level input current, TXD inp	ut	V _I at V _{CC}	-2		2	
I _{IL}	Low-level input current, TXD input	ut	V _I at 0 V	-50		-10	μΑ
I _{O(off)}	Power-off TXD output current		V _{CC} at 0 V, TXD at 5 V			1	
			V _{CANH} = -12 V, CANL open, See Figure 11	-105	-72		
	Short circuit atoody state cutout	ourront	V _{CANH} = 12 V, CANL open, SeeFigure 11		0.36	1	mA
I _{OS(ss)}	Short-circuit steady-state output	Current	V _{CANL} = -12 V, CANH open, See Figure 11	-1	-0.5		ША
	V		V _{CANL} = 12 V, CANH open, See Figure 11		71	105	
Co	Output capacitance		See receiver input capacitance				

⁽¹⁾ All typical values are at 25°C, with a 5-V supply.

Driver Switching Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low- to high-level output	S at 0 V, See Figure 4	25	65	120	20
t _{PHL}	Propagation delay time, high- to low-level output	S at 0 V, See Figure 4	25	45	120	ns
t _r	Differential output signal rise time	S at 0 V, See Figure 4		25		20
t _f	Differential output signal fall time	S at 0 V, See Figure 4		50		ns
t _{en}	Enable time from silent mode to dominant	See Figure 7			1	μs
t _(dom)	Dominant time-out	↓V _I , See Figure 10	300	450	700	μs



Receiver Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	S at 0 V, See Table 1		800	900	mV
V _{IT}	Negative-going input threshold voltage	S at 0 V, See Table 1	500	650		mV
V _{hys}	Hysteresis voltage (V _{IT+} – V _{IT-})		100	125		mV
V _{OH}	High-level output voltage	I _O = -2 mA, See Figure 6	4	4.6		V
V _{OL}	Low-level output voltage	I _O = 2 mA, See Figure 6		0.2	0.4	V
I _{I(off)}	Power-off bus input current	CANH or CANL = 5 V, Other pin at 0 V, V _{CC} at 0 V, TXD at 0 V		165	250	μΑ
I _{O(off)}	Power-off RXD leakage current	V _{CC} at 0 V, RXD at 5 V			20	μΑ
Cı	Input capacitance to ground (CANH or CANL)	TXD at 3 V, V _I = 0.4 sin (4E6πt) + 2.5 V		13		pF
C _{ID}	Differential input capacitance	TXD at 3 V, $V_1 = 0.4 \sin (4E6\pi t)$		5		pF
R_{ID}	Differential input resistance	TXD at 3 V, S at 0 V	30		80	kΩ
R _{IN}	Input resistance (CANH or CANL)	TXD at 3 V, S at 0 V	15	30	40	kΩ
R _{I(m)}	Input resistance matching [1 – (R _{IN (CANH)} / R _{IN (CANL)})]×100%	$V_{O(CANH)} = V_{O(CANL)}$	-3%	0%	3%	

⁽¹⁾ All typical values are at 25 C with a 5-V supply.

Receiver Switching Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low- to high-level output	S at 0 V or V _{CC} , See Figure 6	60	100	130	20
t _{PHL}	Propagation delay time, high- to low-level output	S at 0 v or v _{CC} , see Figure 6	45	70	130	ns
t _r	Output signal rise time	S at 0 V or V _{CC} , See Figure 6		8		20
t _f	Output signal fall time	S at 0 v or v _{CC} , See Figure 6		8		ns

S-Pin Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{IH}	High-level input current	S at 2 V	20	40	70	μΑ
I_{IL}	Low-level input current	S at 0.8 V	5	20	30	μΑ

V_{ref}-PIN Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vo	Reference output voltage	–50 μA < I _O < 50 μA	0.4 V _{CC}	0.5 V _{CC}	0.6 V _{CC}	V

Thermal Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
0	lunation to Air	Low-K thermal resistance ⁽¹⁾		211		°C/W
θ_{JA}	Junction to Air	High-K thermal resistance	131		C/VV	
θ_{JB}	Junction-to-board thermal resistance			53		°C/W
θ_{JC}	Junction-to-case thermal resistance			79		°C/W

⁽¹⁾ Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface-mount packages



Thermal Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
D	D Average power dissipation	V_{CC} = 5 V, T_J = 27°C, R_L = 60 Ω , S at 0 V, Input to TXD a 500-kHz, 50% duty-cycle square wave, C_L at RXD = 15 pF		112		m\\\/
P _D		V_{CC} = 5.5 V, $T_{\rm j}$ = 130°C, $R_{\rm L}$ = 45 Ω , S at 0 V, Input to TXD a 500-kHz, 50% duty-cycle square wave, $C_{\rm L}$ at RXD = 15 pF	170			mW
	Thermal shutdown temperature			190		°C

FUNCTION TABLES

DRIVER

INF	PUTS	OUTF	BUS STATE	
TXD ⁽¹⁾	S ⁽¹⁾	CANH ⁽¹⁾	CANL ⁽¹⁾	BUS STATE
L	L or Open	Н	L	Dominant
Н	X	Z	Z	Recessive
Open	X	Z	Z	Recessive
X	Н	Z	Z	Recessive

(1) H = high level, L = low level, X = irrelevant, Z = high impedance

RECEIVER

DIFFERENTIAL INPUTS $V_{ID} = V_{(CANH)} - V_{(CANL)}$	OUTPUT RXD ⁽¹⁾	BUS STATE
$V_{ID} \ge 0.9 \text{ V}$	L	Dominant
$0.5 \text{ V} < \text{V}_{\text{ID}} < 0.9 \text{ V}$?	?
V _{ID} ≤ 0.5 V	Н	Recessive
Open	Н	Recessive

(1) H = high level, L = low level, X = irrelevant, ? = indeterminate



PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Voltage, Current, and Test Definition




Figure 2. Bus Logic State Voltage Definitions




Figure 3. Driver V_{OD} Test Circuit




Figure 4. Driver Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION (continued)





Figure 5. Receiver Voltage and Current Definitions



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 125 kHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O = 50~\Omega$.
- B. C_L includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 6. Receiver Test Circuit and Voltage Waveforms

INPUT OUTPUT V_{CANH} V_{CANL} $|V_{ID}|$ R -11.1 V -12 V 900 mV L 12 V 11.1 V 900 mV L V_{OL} -6 V -12 V 6 V L 12 V 6 V 6 V L 500 mV -11.5 V -12 V Н 11.5 V 12 V 500 mV Н -12 V -6 V 6 V Н V_{OH} 6 V 12 V 6 V Н Χ Н Open Open

Table 1. Differential Input Voltage Threshold Test








Figure 7. t_{en} Test Circuit and Waveforms



NOTE: All V_1 input pulses are from 0 V to V_{CC} and supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns. Pulse Repetition Rate (PRR) = 125 kHz, 50% duty cycle.


Figure 8. Common-Mode Output Voltage Test and Waveform



A. All V_1 input pulses are from 0 V to V_{CC} and supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns. Pulse Repetition Rate (PRR) = 125 kHz, 50% duty cycle.

Figure 9. t_(LOOP) Test Circuit and Waveform





- A. All V_I input pulses are from 0 V to V_{CC} and supplied by a generator having the following characteristics: t_r or $t_f \le 6$ ns. Pulse Repetition Rate (PRR) = 500 Hz, 50% duty cycle.
- B. $C_L = 100$ pF includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 10. Dominant Time-Out Test Circuit and Waveforms




Figure 11. Driver Short-Circuit Current Test and Waveforms



DEVICE INFORMATION


Table 2. Parametric Cross-Reference With the TJA1050

TJA1050 ⁽¹⁾	PARAMETER	HVD1050				
Transmitter S	Section	-				
V _{IH}	High-level input voltage	Recommended V _{IH}				
V _{IL}	Low-level input voltage	Recommended V _{IL}				
I _{IH}	High-level input current	Driver I _{IH}				
I _{IL}	Low-level input current	Driver I _{IL}				
Bus Section						
I _{LI}	Power-off bus input current	Receiver I _{I(off)}				
I _{O(SC)}	Short-circuit output current	Driver I _{OS(SS)}				
V _{O(dom)}	Dominant output voltage	Driver V _{O(D)}				
$V_{i(dif)(th)}$	Differential input voltage	Receiver V _{IT} and recommended V _{ID}				
V _{i(dif)(hys)}	Differential input hysteresis	Receiver V _{hys}				
V _{O(reces)}	Recessive output voltage	Driver V _{O(R)}				
V _{O(dif)(bus)}	Differential bus voltage	Driver V _{OD(D)} and V _{OD(R)}				
R _{i(cm)}	CANH, CANL input resistance	Receiver R _{IN}				
R _{i(dif)}	Differential input resistance	Receiver R _{ID}				
R _{i(cm)(m)}	Input resistance matching	Receiver R _{I (m)}				
Cı	Input capacitance to ground	Receiver C _I				
C _{i(dif)}	Differential input capacitance	Receiver C _{ID}				
Receiver Sec	tion					
I _{OH}	High-level output current	Recommended I _{OH}				
I _{OL}	Low-level output current	Recommended I _{OL}				
V _{ref} -Pin Section	on					
V _{ref}	Reference output voltage	Vo				
Timing Section	on					
t _{d(TXD-BUSon)}	Delay TXD to bus active	Driver t _{PLH}				
t _{d(TXD-BUSoff)}	Delay TXD to bus inactive	Driver t _{PHL}				
t _{d(BUSon-RXD)}	Delay bus active to RXD	Receiver t _{PHL}				
t _{d(BUSoff-RXD)}	Delay bus inactive to RXD	Receiver t _{PLH}				
	$t_{d(TXD-BUSon)} + t_{d(BUSon-RXD)}$	Device t _{LOOP1}				
	$t_{d(TXD-BUSoff)} + t_{d(BUSoff-RXD)}$	Device t _{LOOP2}				
t _{dom(TXD)}	Dominant time-out	Driver t _(dom)				
S-Pin Section	1					
V _{IH}	High-level input voltage	Recommended V _{IH}				
V _{IL}	Low-level input voltage	Recommended V _{IL}				
I _{IH}	High-level input current	I _{IH}				
I _{IL}	Low-level input current	I _{IL}				

⁽¹⁾ From TJA1050 Product Specification, Philips Semiconductors, 2002 May 16



Equivalent Input and Output Schematic Diagrams






TYPICAL CHARACTERISTICS

RECESSIVE-TO-DOMINANT LOOP TIME t LOOP1 Recessive-to-Dominant Loop Time - ns 150 S at 0 V $R_L = 60 \Omega$ $C_{L}^{-} = 100 \text{ pF}$ 145 Air Flow at 7 cf/m TXD Input is a 125-kHz 50% Duty Cycle Pulse 140 $V_{CC} = 4.75 \text{ V}$ 135 130 V_{CC} = 5 V 125 V_{CC} = 5.25 V 120 -40 0 70 125 25

Figure 12.

T_A – Free-Air Temperature – °C








Figure 13.

DRIVER LOW-LEVEL OUTPUT VOLTAGE VS LOW-LEVEL OUTPUT CURRENT




Figure 15.



TYPICAL CHARACTERISTICS (continued)

DRIVER HIGH-LEVEL OUTPUT VOLTAGE




Figure 16.

DRIVER OUTPUT CURRENT vs SUPPLY VOLTAGE





Figure 18.

DRIVER DIFFERENTIAL OUTPUT VOLTAGE



RECEIVER OUTPUT VOLTAGE

Figure 17.

DIFFERENTIAL INPUT VOLTAGE $V_{\text{IT+}}$





Figure 19.



TYPICAL CHARACTERISTICS (continued)







ti.com 18-Sep-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins P	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN65HVD1050MDREP	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/07608-01XE	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN65HVD1050-EP:

Catalog: SN65HVD1050


Automotive: SN65HVD1050-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

om 3-Jul-2008


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Devid	e		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD105	0MDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1





*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	SN65HVD1050MDREP	SOIC	D	8	2500	346.0	346.0	29.0

D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated